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Modeling and Design Guidelines for P+ Guard
Rings in Lightly Doped CMOS Substrates
Ming Shen, Member, IEEE, Jan H. Mikkelsen, Member, IEEE, Ke Zhang,
Ole K. Jensen, Tong Tian, and Torben Larsen, Senior Member, IEEE
Abstract—This paper presents a compact model for P+
guard rings in lightly doped CMOS substrates featuring
a P-well layer. Simple expressions for the impedances in
the model are derived based on a conformal mapping
approach. The model can be used to predict the noise
suppression performance of P+ guard rings in terms of S-
parameters, which is useful for substrate noise mitigation
in mixed-signal SoCs. Validation of the model has been
done by both EM simulation and experimental results from
guard rings implemented using a standard 0.18µm CMOS
process. In addition, design guidelines have been drawn for
minimizing the guard ring size while maintaining the noise
suppression performance.
Index Terms—Compact model, mixed-signal IC, guard
ring, P+ contact, P-well, substrate noise
I. INTRODUCTION
The increasing demand for powerful electronic devices
has resulted in a growing need for large scale mixed-
signal System-on-Chips (SoCs), requiring the integration
of digital circuits and analog/RF circuits on the same
chip [1]. However, analog/RF circuits in mixed-signal
SoCs often suffer from performance deterioration due to
the substrate noise generated by digital circuits. This is
especially the case when CMOS processes with lightly
doped substrates are used for the implementation to
reduce the cost [2]. P+ guard ring is a layout design
approach and one of the most widely used noise sup-
pression methods in modern SoCs as it features low cost
and easy implementation [2], [3]. Fig. 1 shows a generic
P+ guard ring implemented on a typical lightly doped
CMOS substrate. The aggressor contact represents the
noise coupling node in digital circuits and the victim
contact represents the coupling node of any analog/RF
circuits on the same chip. The noise suppression per-
formance of the guard ring is dependent on layout and
substrate parameters [2], such as the aggressor-to-guard
ring distance (dag), guard ring-to-victim distance (dgv),
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Fig. 1. The (a) top view and (b) cross section view of a generic P+
guard ring implemented on a lightly doped CMOS substrate.
guard ring width (wg), resistivity/permittivity of the sub-
strate (ρ1,2/εox,1,2) and substrate thicknesses (tox,1,2).
Currently the guard ring parameters are mainly investi-
gated by measurements and designed based on empirical
rules-of-thumb [2], [3]. However, the noise suppression
level of these designs is usually unpredictable and the
chip area could easily be wasted as the dependency of the
noise suppression performance on guard ring parameters
has not been accurately characterized. Recently, efforts
have been made to find compact P+ guard ring models,
which provide more insights into the dependency [4]–
[7]. However, some of these models require fitting-
factors [4], which needs calibration fixtures and therefore
are unfeasible for pre-layout predictions. Some of the
models characterize the guard ring by dividing the guard
ring into numerous small contacts/cells [5], [6], which
increases the model complexity significantly. Other mod-
els failed to address the constriction resistances as well
as capacitive coupling, which makes them valid only for
low frequency designs on uniform or epitaxial substrates
[7]. Unlike uniform or epitaxial substrates, the lightly
doped substrates of standard CMOS processes have a
thin P-well layer (Fig. 1(b)). The P-well layer introduces
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Fig. 2. The proposed circuit model for the P+ guard ring in Fig.1.
significant current constriction effects at near fields close
to the contacts [8]. Such effects can not be effectively
characterized by existing guard ring models. To obtain
accurate noise suppression predictions and to help SoC
designers to manage the noise issues new guard ring
models feasible for lightly doped substrates are desired.
This paper proposes a P+ guard ring model where
constriction resistances and capacitive coupling are in-
cluded. Equations are derived based on a conformal
mapping approach to fully characterize the effects of
the layout/substrate parameters, eliminating any fitting
factors. EM simulation and experimental verifications on
DC resistances and S-parameters have been conducted
as well. This paper is arranged as follows: Section II
presents the proposed model. EM-simulation validation
is presented in section III, and the experimental verifica-
tion as well as design guidelines are discussed in section
IV. Section V draws the conclusion.
II. THE PROPOSED GUARD RING MODEL
The proposed three port circuit network model for
the guard ring in Fig. 1 is shown in Fig. 2. The
proposed model includes both the resistive and capacitive
coupling between the aggressor, guard ring and victim,
as represented by ports a, g and v, respectively. Please
note that the model does not include the interconnection
of the guard ring to on-chip ground. In the proposed
model, Cag , Cgv denote the capacitances between the
aggressor, guard ring and victim in the oxide layer,
respectively. For typical CMOS processes where the
P-well layer is significantly more conductive and 2-3
orders thinner than the P-substrate, the majority of the
noise current flows horizontally from the aggressor to
the victim in the P-well. This means there is no current
flowing into the P-substrate except at the near fields
of the aggressor, guard ring and victim. Therefore the
impedances between the aggressor/victim and guard ring
are divided into two parallel parts in the P-well layer
and P-substrate, e.g. Zaw/Zvw and Zas, Zgs/Zvs, respec-
tively. It should be noted that Zaw/Zvw and Zas, Zgs/Zvs
represent the impedances between the dashed surfaces
(Fig.1(b)), which do not include the constriction resis-
tances in the near field of the contacts [8]. In this paper,
this error is corrected by adding Za, Zg1−3 and Zv
to characterize the current constriction effects for the
aggressor, guard ring and victim, respectively.
In consistence with the work in [7], the model pro-
posed here approximates the layout of the square con-
tacts and guard rings using circular shapes. The approx-
imation is based on the condition that circular contacts
or guard rings have the same area as the corresponding
rectangular contacts and guard rings. As has been dis-
cussed in [7], the approximation error is acceptable for
practical use. Thus ra,v = La,v/
√
π, where ra and rv
are the radii of the circular contacts approximating the
square aggressor and victim contact (with side length
La,v), respectively. For a square guard ring with an outer
side length of Lg and a width of wg , it is approximated
as a circular guard ring with the outer and inner radius of
rg = Lg/
√
π and rgin = (Lg − wg)/
√
π, respectively.
A. Model components without constriction effects
For a homogeneous medium with resistivity of ρ and
permittivity of ε there exists the relationship [9]
R = ρε/C, (1)
where R and C are the resistance and capacitance of
the medium. Therefore this paper only discusses either
R or C in Zij . The corresponding C or R can be ob-
tained using (1). Based on the square-to-circular layout
approximations the capacitance Cag is derived as
Cag = 2πεoxtox/acosh
[
1
2
(
D2
rarg
− ra
rg
− rg
ra
)]
, (2)
where D = dag + ra + rg , and Cgv is the capacitance
between the lateral surfaces of a cylindric ring with inner
radius rv , outer radius rgin and height tox
Cgv = 2πεoxtox/ln
rgin
rv
, (3)
and similarly Caw can be derived as
Caw = 2πε1t1/acosh
[
1
2
(
D2
rarg
− ra
rg
− rg
ra
)]
. (4)
In practical cases the conductivity in a P-well layer is
a function of the distance to the top of the layer (Fig.
3). In this paper, the thickness of the P-well layer is
defined as the conductivity drops to 10% of σp − σsub,
where σp and σsub are the conductivities of the P-well
and P-substrate, respectively. By dividing the P-well into
infinitely thin layers, uniform doping can be assumed for
each layer and hence it has
Raw =
1
2πG
acosh
[
1
2
(
D2
rarg
− ra
rg
− rg
ra
)]
, (5)
where
G =
∫ t1
tox
σ(t)dt. (6)
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Fig. 3. Typical conductivity profile by ion implantation in P-well layer.
The bottom of the oxide layer is set as the origin in the coordinate.
!"# !
Fig. 4. Simulated electric potential field of a circular ring contact on
a thick substrate when a current I is fed into the contact.
Similarly, Rvw is derived as
Rvw =
1
2πG
ln
rgin
rv
. (7)
Calculating Zas, Zgs and Zvs is different from that
of Zaw and Zvw. This is because the current in the P-
substrate is spreading over a much thicker substrate and
can not be assumed to be horizontal. The spreading re-
sistance of a circular contact on a semi-infinite substrate
has been discussed in [10] and it is given as
Ras =
ρ2
4ra
[
1− 2
π
asin
(
ra
ra + dag
)]
. (8)
For a P+ guard ring on a thick substrate the current
spreads like a circular contact at far field [11] (Fig.
4), while the constriction effects at the near field are
different. In this paper the far field resistance of the guard
ring is calculated by treating the ring as a circular contact
with a radius of rg
Rgs =
ρ2
4rg
[
1− 2
π
asin
(
rg
rg + dag
)]
, (9)
where rg = rgin+wg . The near field constriction effects
are described by Rg1−3 (discussed in the following
subsection) in Fig. 2. Different from the aggressor, the
victim is inside the guard ring. Thus Rvs is the resistance
between the victim and the equipotential surface at
distance of dgv
Rvs =
ρ2
4rg
[
1− 2
π
asin
(
rv
rv + dgv
)]
. (10)
B. Model components with constriction effects
Za, Zv and Zg1−3 that denote the constriction effects
are calculated based a conformal mapping approach. The
conformal mapping approach was used for 2-D thin
film patterns in [12], [13], while recent research has
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Fig. 5. (a) Conformal mapping for the calculation of the constriction
resistance of a contact on a P-well layer, and (b) Π to Y network
transform for the constriction resistances at the near field of a contact.
shown its potential in 3-D substrate resistances [14].
Fig. 5(a) shows the cross section view of two back-to-
back connected contacts (C-D and C′-D′) in complex
plane z. The resistance between the two contacts can not
be easily derived since simple closed-form expressions
for the current flow lines (dashed lines with arrows) or
the equipotential surfaces (dot lines) at the near field are
usually unavailable (such as the case in Fig. 1). However,
using conformal mapping, the contacts in the z-plane can
be mapped to a z1-plane, where the structure is simple
and the resistance can be derived. Since the mapping
is conformal, the current flow and equipotential surface
is kept perpendicular at any places. This guarantees that
the resistance between the contacts in the z1-plane is the
same as that in the z-plane. In the z1-plane, half of the
resistance between the contacts is
R =
ρ
t
L1/W1, (11)
where ρ is the resistivity of the medium and t is the
thickness (perpendicular to the paper). R can also be rep-
resented using the available parameters (layout/substrate
parameters) in z-plane with a correction term
R =
ρ
t
[(1− Y )/X + Le/XL], (12)
where Le is the equivalent length for correction of the
neglected constriction resistance. It is clear that
Le = XLL1/W1 − (1− Y )L. (13)
In the case of X << 1, and Y < 0.5, Le can be
approximated as [12], [13]
Le =
Y
X
− 2
π
ln
[
sinh(
Y π
2X
)
]
, (14)
and for the case of X << 1, and Y > 0.5, Le can be
approximated as [13]
Le = K(p)/K
′(p)− (1− Y )K(k)/K ′(k), (15)
where p = tanh[π(1− Y )/2X]. K is the complete
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elliptic integral of first kind, and K ′(k) = K(
√
1− k2).
Given that Rp2 and Rp3 are the lateral constriction
resistances of the contact (Fig. 5(b)), they can be easily
calculated by extending the lateral length by Le. Rp1 rep-
resents the resistance between the inner two dashed lines
beneath the contact. For circular aggressor and victim,
the inner dashed lines represent the same equipotential
surface around the contact and thus Rp1 = 0. Thus the
values for Ra and Rv in Fig. 2 can be found by
Ra =
1
2πG
acosh
[
1
2
(
(D + Lea)
2
rarg
− ra
rg
− rg
ra
)]
− 1
2πG
acosh
[
1
2
(
D2
rarg
− ra
rg
− rg
ra
)]
, (16)
where Lea is the equivalent length for calculating the
constriction resistances of the aggressor. Similarly,
Rv =
1
2πG
ln
rv + Lev
rv
, (17)
where Lev is the equivalent length for calculating the
constriction resistances of the victim. For guard rings,
the inner dashed lines are not necessarily on the same
equipotential surface as they are at the side facing the
aggressor and victim, respectively. Hence Rp1 is not
necessarily zero and it can be calculated by
Rp1 =
1
2πG
ln
rg
rgin
. (18)
Assuming Rp2 of the guard ring is at the aggressor
side, then it can be calculated by
Rp2 =
1
2πG
ln
rg + Leag
rg
, (19)
where Leag is the equivalent length of the constriction
resistance. Rp3 is the lateral resistance of a ring with
inner radius of rgin − Legv and outer radius of rgin
Rp3 =
1
2πG
ln
rgin
rgin − Legv
, (20)
where Legv is the equivalent length of the con-
striction resistance at the victim side. The Π net-
work in Fig. 5(b) is transferred to a Y-network to
obtain Rg1−g3: Rg1 = Rp2Rp3/(Rp1 +Rp2 +Rp3),
Rg2 = Rp2Rp1/(Rp1 +Rp2 +Rp3) and Rg3 =
Rp3Rp1/(Rp1 +Rp2 +Rp3).
III. EM SIMULATION VALIDATIONS
The proposed model is based on the approximation of
horizontal current flow in the P-well layer, which is valid
for thin P-Wells but less so for thicker P-wells. EM sim-
ulation has been done to validate the model and to illus-
trate the applicable range of the model in processes with
different P-well resistivity and thickness. The schematic
in Fig. 1 and EM simulation software CST STUDIO
Fig. 6. The modeled and simulated (a) guard ring-victim resistance
and (b) aggressor-guard ring resistance versus P-well thickness. The
used parameters are: La = Lv = 20µm, Lg = 40µm, wg = 5µm,
dag = 20 µm, t2 = 200 µm and ρ2 = 20 Ω−cm.
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Fig. 7. The (a) microphotograph of the fabricated guard ring testing
fixtures, (b) an example fixture with equivalent circuit, and (c) the P+
diffusion to top metal connection using a large number of vias.
SUITETM were used for the simulation. To simplify the
simulation uniform conductivity is used for the P-well
layer since non-uniform conductivity profile can not be
defined in the EM simulator. Fig. 6(a) and (b) show
the calculated and simulated Rgv and Rag , respectively.
Here, Rag = Ra+Rg1+(Raw+Rg2)//(Ras+Rgs), and
Rgv = Rv +Rg1 + (Rvw +Rg3)//Rvs. It can be seen
that the calculated resistances match the simulated results
well, especially for small thicknesses (error < 5% for
t1 < 5 µm). As most CMOS processes fall within this
range the proposed model is widely applicable.
IV. EXPERIMENTS
Fig. 7(a) shows the guard ring testing fixtures (denoted
by A-L) that have been fabricated using a standard
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Fig. 8. Measured and calculated aggressor-to-guard ring and guard ring-to-victim resistances versus (a) guard ring-to-victim distance (d =
40 µm, and wg = 5 µm), (b) aggressor-to-guard ring distance (dgv = 0.28 µm, and wg = 5 µm), (c) guard ring width with fixed d
(dgv = 0.28 µm, and d = 40 µm) and (d) guard ring width with fixed dag and dgv (dgv = dag = 0.28 µm). L = 20 µm for all the cases.
0.18 µm 6-metal CMOS process to verify the proposed
model. The process is aluminum and silicon dioxide
based and the process parameters are given in Fig. 7.
The value for G is calculated using (6) based on the ion
implantation profile of the process.
The reference fixture M has no guard ring and the
circuit model for it is a two-port network (port g is
removed and so the components related to guard ring.).
The calculation of remaining impedance components are
the same as the calculation in fixtures A-L except that
Rvw is calculated using the same equation (5) as Raw
instead of equation (7) [14]. Fixtures O and P are the
open and short fixtures for de-embedding. Fixture O has
the same layout as fixtures A-L except that the guard
ring, the aggressor contact, the victim contact and their
connections to the top metal are removed (Metal-6 straps
are kept). Fixture P has the same layout as O but with
signal pads connected to the ground pads on the top
metal layer. The side length of all the aggressor and
victim contacts was chosen to 20 µm.
G-S-G pads are used for on-wafer resistance and
S-parameter measurements. An example fixture and the
simplified three-port model of Fig. 2 are shown in Fig.
7(b). The aggressor and victim contacts are connected
to the signal pads using vias and metal1-6 (Fig. 7(c)).
The P+ guard ring is connected to metal-1, and then
connected to the top metal layer, metal-6 using vias at
point C. A strap on metal-6 is connecting point C to
the reference ground (point GND). Due to the non-zero
resistivity the metal straps add on more impedance in
the path from the guard ring to ground, which can not
be de-embedded. As shown in Fig. 7(b) an impedance
Zgg is used to include this effect into the equivalent
circuit of the guard ring as Zgg = Rgg + jωLgg =
Rring + Rst + jωLl1 + jωLl2, where Rring is the
resistance between point A and point C. Two metal-1
straps A-C, and A-B-C are connected in parallel. Rring
can be calculated based on the resistance of each strap
using their lengths and sheet resistivity of metal-1. Rst is
the resistance of the strap connecting the guard ring and
the ground (GND). Ll1 and Ll2 are the inductance of the
straps C-D and D-GND, respectively. Rst is calculated
in the similar way as Rring but using the sheet resistivity
of metal-6. Ll1,2 (in nH) are given by the equation of
the self inductance for a l-meter long strap [15]
Ll =
l
5
[
ln
(
2·l
(w + t)
)
+
0.223(w + t)
l
+ 0.5
]
, (21)
where w and t are the width and thickness of the metal
strap C-D and D-GND, respectively.
A. DC resistance verification
In the verification. Rag and Rgv and Rav are used
to represent the resistance between point S1-GND, S2-
GND and S1-S2 respectively. Hence, Rag = Ra+Rg1+
(Raw +Rg2)//(Ras +Rgs) +Rgg; Rgv = Rv +Rg1 +
(Rvw +Rg3)//Rvs+Rgg and Rav = Ra+Rv +(Rvw +
Rg3)//Rvs + (Raw +Rg2)//(Ras +Rgs). Further, the
sum Rg1 + Rgg , has been extracted from the measured
results using Rg1 +Rgg = (Rag +Rgv −Rav)/2.
The measured and calculated Rag and Rgv of guard
ring fixtures with varying dgv are shown in Fig. 8(a).
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Fig. 9. Measured and calculated S21-magnitudes versus frequency with varying (a) guard ring width (dgv = 0.28 µm, and d = 40 µm), (b)
guard ring-to-victim distances (wg = 5 µm, and d = 40 µm), (c) aggressor-to-guard ring distances (wg = 5 µm, and dgv = 0.28 µm) and
(d) aggressor-to-victim distances and guard ring width (dag = 0.28 µm, and dgv = 0.28 µm). L = 20 µm in all the cases.
It can be seen that the calculated results match the
measured results very well. It should be noted that Rgv
is still about 20 Ω even when the guard ring is very close
to the victim contact (dgv = 0.28 µm). In this case the
constriction resistances at the near field of the victim and
guard ring (Rg1, Rv) dominate the value of Rgv .
The measured and calculated Rag and Rgv of guard
ring fixtures with varying dag are shown in Fig. 8(b).
It can be seen that the measured and calculated Rgv is
almost constant. This is because only dag is varying but
not the guard ring layout in this test. It can also be seen
that Rag increases as dag is increasing. In addition a
saturation effect can be observed for longer distances.
Guard ring fixtures with varying wg and fixed
aggressor-to-victim distance are also investigated. The
measured and calculated Rag and Rgv are shown in Fig.
8(c). It can be seen that Rag decreases as the guard
ring widens and approaches the aggressor. Rgv is almost
constant for most of the width values. This is because the
charge distribution is mainly at the edge of the contact.
Thus the guard ring spreading resistance is close to the
resistance of a circular contact with the same radius [11].
When wg is close to zero, both Rag and Rgv increase
drastically due to the significantly increased constriction
resistance of the guard ring (Rg1). When wg = 0, which
is the case of no guard ring (fixture M), Rg1 =∞, and
Rg2 = Rg3 = 0. In this scenario, there is no resistive
coupling between port a and port g.
Another study focuses on guard rings with varied wg
and fixed dag and dgv . Results show that both Rag and
Rgv are almost constant when the width of the guard
ring is increasing (Fig. 8(d)). This is because the near
field constriction resistance is dominating the total values
of Rag and Rgv for the fixtures in this test. Similar to
the case in Fig. 8(c) Rag and Rgv increase remarkably
when the width of the guard ring is close to zero.
B. S-parameter verification
The proposed model has been verified by S-parameter
measurements. Fig. 9(a) shows the measured and cal-
culated |S21|s of the reference fixture and guard rings
with varying guard ring width. Good match between the
modeled and the measured results is shown. In addition,
stronger coupling in the guard ring fixtures is observed
at higher frequencies. This is mainly due to Lgg (Fig.
7(b)) and parasitical capacitances between the aggressor,
guard ring and victims. A decreased coupling in the
reference fixture is observed at higher frequencies. This
is mainly due to the aggressor-to-ground and victim-to-
ground capacitances [16]. It can be seen that the noise
suppression level decreases drastically when the guard
ring is wide and close to the aggressor. This indicates
that a wide guard ring may lead to deteriorations of the
noise suppression performance.
Fig. 9(b) shows the measured and calculated |S21|s of
guard rings with varying guard ring-to-victim distances.
Apart from the good agreement between the measured
and calculated results, it can also be seen that the
coupling strength increases when the distance between
the guard ring and victim increases. This indicates that
the guard ring should be placed close to the victim to
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TABLE I
PARAMETERS OF THE GUARD RING TESTING FIXTURES AND THE MEASURED AND CALCULATED MODEL COMPONENTS
A B C D E F G H I J K L
dag [µm] 0.28 0.28 0.28 14.72 15.00 30.00 0.28 10.00 34.72 30.00 15.00 0.28
dgv [µm] 0.28 0.28 0.28 0.28 0.28 0.28 0.28 5.00 0.28 5.00 20.00 34.72
wg [µm] 39.44 24.44 5.00 5.00 24.72 9.72 9.44 5.00 5.00 5.00 5.00 5.00
Rag-meas. [Ω] 66.3 66.9 70.3 267.4 230.6 343.8 68.7 209.8 379.5 338.4 226.3 67.5
Rag-calc. [Ω] 59.4 62.1 72.6 278.7 240.7 354.0 68.7 223.3 396.3 354.3 242.0 60.3
Rgv-meas. [Ω] 25.1 25.1 24.9 25.3 25.2 25.1 25.1 72.3 24.6 72.4 161.9 213.7
Rgv-calc. [Ω] 17.6 17.7 17.5 17.5 17.6 17.7 17.7 68.9 17.8 69.1 161.4 211.6
Rg1 +Rgg-meas. [Ω] 0.58 0.59 0.92 1.25 0.63 0.93 0.63 1.75 1.10 1.86 2.67 1.26
Rg1 +Rgg-calc. [Ω] 0.65 0.76 1.20 1.28 0.71 0.96 1.02 1.29 1.24 1.25 1.44 1.73
Lgg-calc. [nH] 0.14 0.16 0.15 0.20 0.15 0.17 0.19 0.19 0.18 0.17 0.15 0.14
Area/Iso [µm2/dB] 299 154 39 40 154 73 59 61 54 75 159 267
achieve a better suppression of the substrate noise when
the distance between aggressor and victim is fixed.
Fig. 9(c) shows the measured and calculated |S21|s of
guard ring fixtures with varying aggressor-to-guard ring
distances. A clear enhancement of the noise suppression
level can be obtained as dag is increasing. But the
enhancement is saturated for longer distances, which is
consistent with the results in Fig. 8(b).
The measured and calculated S-parameters of guard
rings with varying Wg and fixed dag and dgv are shown
in Fig. 9(d). It can be seen that the suppression levels
of the fixtures are close to each other even though the
guard ring widths are drastically different. This feature is
accurately predicted by the calculated results based on
the proposed model. This indicates that increasing the
guard ring width can not guarantee an improved noise
suppression performance.
C. Discussion and design guidelines
As shown in Fig. 9 the predicted S-parameters well
match the experimental results in a broad frequency band
ranging from 45 MHz to 10 GHz. Therefore the proposed
model is of interest not only for narrow-band mixed-
signal ICs, in which the interested noise frequency band
is usually at a few hundreds MHz [17], but also for
broad band systems such as UWB ICs [18]. In addition,
the proposed model reveals the area effectivenesses of
different guard ring designs. Here an area effectiveness
factor is defined by Area/Iso, where Area is calculated
by multiplying the length and width of the guard ring
fixture and Iso is the measured |S21| at 100 MHz of
each guard ring fixture. A small area effectiveness value
indicates a chip area-saving design. As shown in Table I,
the guard ring with small wg and small dgv (fixture C
and D) provides the best area effectiveness among all
the fixtures. When dag increases (fixture I), the area
effectiveness drops, but is still better than other fixtures.
Based on the proposed model design guidelines for chip
area efficient P+ guard rings can be concludes as below:
1) Determine wg . Guard ring widths of a few µm,
e.g. 5 µm, should be appropriate for most cases.
2) Determine dgv . The guard ring should be placed
close to the victim. The minimum P+-P+ distance
in layout design constrain could be used.
3) Determine dag . dag should be less than the side
length of the contacts, as the enhancement in noise
suppression saturates for large dag values.
4) S-parameter calculation. The components in the
model can be calculated using (2) to (20) with the
designed parameters. Then the S-parameters can
be calculated using SPICE simulations.
For designs aiming at optimum noise suppression level
instead of layout area efficiency, the design guidelines
for wg and dgv are still applicable. But dag should be
as large as possible (Fig. 9(c)). Besides, the guard ring
should always be well connected to the closest ground to
minimize Zgg = Rgg+jwLgg in practical designs. It can
help maximize the noise suppression performance and
improve the performance at higher frequencies. However
it is difficult to achieve a zero Zgg due to the non-
zero resistivity of interconnects. Using the proposed
model achievable values of Zgg can be included in the
calculation, which is useful to obtain more accurate
predictions of the noise suppression performance.
V. CONCLUSION
This paper presents a compact P+ guard ring model
for substrate noise analysis. Different from existing com-
pact models, the proposed model can handle P+ guard
rings implemented using lightly doped CMOS substrates
with a P-well layer. The model is scalable to guard
ring parameters and requires no fitting factors. Based
on the proposed model the substrate noise suppression
performance of P+ guard rings in terms of S-parameters
can be efficiently predicted in a broad frequency band
up to at least 10 GHz. The model has been validated by
EM simulations and experimental measurements using
a standard 0.18 µm CMOS process. In addition, de-
sign guidelines of P+ guard rings have been provided
to miniaturize the chip area occupied by guard rings,
while maintaining a desired noise suppression level. The
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approach used to obtain the model of P+ guard rings in
this paper can also be helpful for other guard ring designs
such as N+ guard rings.
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